SMART Modular Technologies Introduces New Family of CXL Add-in Cards for Memory Expansion in High Performance Servers

SMART Modular Technologies, Inc. (“SMART”), a division of SGH (Nasdaq: SGH) and a global leader in memory solutions, solid-state drives, and advanced memory, announces its new family of Add-In Cards (AICs) which implements the Compute Express Link (CXL) standard and also supports industry standard DDR5 DIMMs. These are the first in their class, high-density DIMM AICs to adopt the CXL protocol. The SMART 4-DIMM and 8-DIMM products enable server and data center architects to add up to 4TB of memory in a familiar, easy-to-deploy form factor.

This press release features multimedia. View the full release here: https://www.businesswire.com/news/home/20240423815199/en/

SMART Modular’s new high-density DIMM Add-in Cards (AICs) are the first in their class to adopt the Compute Express Link/CXL protocol, enabling server and data center architects to add up to 4TB of memory in an easy-to-deploy form factor, available in 8-DIMM and 4-DIMM configurations. (Photo: Business Wire)

“The market for CXL memory components for data center applications is expected to grow rapidly. Initial production shipments are expected in late 2024 and will surpass the $2 billion mark by 2026. Ultimately, CXL attach rates in the server market will reach 30% including both expansion and pooling use cases,” stated Mike Howard, vice president of DRAM and memory markets at TechInsights, an intelligence source to semiconductor innovation and related markets.

“The CXL protocol is an important step toward achieving industry standard memory disaggregation and sharing which will significantly improve the way memory is deployed in the coming years,” said Andy Mills, senior director of advanced product development at SMART Modular, reinforcing Howard’s market analysis and SMART’s rationale for developing this family of CXL-related products.

SMART’s 4-DIMM and 8-DIMM AICs are built using advanced CXL controllers which eliminate memory bandwidth bottlenecks and capacity constraints for compute-intensive workloads encountered in Artificial Intelligence (AI), high performance computing (HPC), and Machine Learning (ML). These emerging applications require larger amounts of high-speed memory that exceed what current servers can accommodate. Attempts to add more memory via the traditional DIMM-based parallel bus interface is becoming problematic due to pin limitations on CPUs, so the industry is turning to CXL-based solutions which are more pin efficient.