GBT Integrated Circuit’s Geometrical Design Rule Automatic Correction Patent, Received a Notice of Allowance

The patent describes an innovative technology to enable faster and higher performance and quality, advanced nanometer, integrated circuits design.

SAN DIEGO, May 23, 2023 (GLOBE NEWSWIRE) -- GBT Technologies Inc. (OTC PINK: GTCH) ("GBT” or the “Company”), received a notice of allowance for its nonprovisional patent application for integrated circuits (IC) geometrical design rule automatic correction system and method, internal code name Omega. The patent protects a technology for automatic correction of geometrical design rule violations within an integrated circuit’s layout. IC layout Design Rule Check (DRC) correction is the process of identifying and rectifying geometrical violations in the layout design of an IC to comply with the manufacturing process design rules.

Design rules define the physical constraints and limitations for creating microchip’s layouts, ensuring manufacturability and functionality. Typically, this type of DRC correction is done manually and takes a considerable amount of time to perform. The invention describes system and methods for automatic correction of IC’s layout without any manual intervention, maintaining its electrical connectivity and keeping compliance with design for manufacturing (DFM) and Reliability Verification (RV) constraints. When an IC layout is created, it undergoes a DRC verification process to check for violations against the specified design rules. These violations can include geometrical errors, such as spacing violations, overlapping, or incorrect widths, which can affect the performance, functionality and reliability of the IC. Particularly in advanced nanometer nodes of 5nm and below, a manual design rule correction may take a significant amount of time and increases the overall project’s design time.

The goal of the Omega invention is to perform the correction within minutes using Artificial Intelligence neural network algorithms. The described technology performs DRC Analysis where the layout is analyzed to identify design rule violations. The DRC tool checks the layout against rules related to dimensions, spacing, proximity, alignment, and similar. After violation Identification, a report is generated, highlighting the violations found in the layout. Each violation is categorized based on its severity, such as errors that must be fixed (hard violations) or warnings that might affect performance (soft violations). The system then reviews the DRC report to understand the nature, location and the implications of the violations. This involves analyzing the design and identifying the specific layout elements causing the violations.